Scalable Edge AI Architectures for Real-Time Compute Pipelines
Date/Time:
Wednesday 8th July 2026 @ 6:30 PM Local time (BST/CET/ UTC +1 hours)
- About this event:
- Covering low-power, high-performance and low-latency edge AI architectures across a wide variety of applications, Kumar Bala discusses topics including TinyML, frameworks such as NVIDIA Holoscan, and solutions including FPGA and semiconductors.
- Who should attend:
Events are open to IET members and any other colleagues wishing to attend.
Pre-registration is required as limited capacity is
available and/or to comply with the security policy stipulated by the hosting
organisation. Please complete the form below for each person wishing to attend, pressing the save button to register your request.
Use this form to request a place at Scalable Edge AI Architectures for Real-Time Compute Pipelines
It's quick, easy and gives instant notification that your request has been sent to the event organisers. Please note that you must submit a separate request for each person wishing to attend, pressing the submit button to register your request.